A Monte Carlo simulation has been devised and used to model submicron Si velocity modulation transistors with the intention of designing a picosecond switch. The simulated devices have nominal top and back gate lengths of 0.1 m, and the conduction channels have similar thickness. Mobility modulation has so far been achieved by heavily compensated doping and interface roughness at one side of the channel. The simulated devices have a high intrinsic speed; simulations performed for Tϭ77 K suggest that current can be switched between the low and high mobility regions of the channel within 1.5 ps. However, in unstrained Si devices the main obstacle to practical device operation is the rather small current modulation factor ͑the ratio of the steady drain currents for the device operating in the high and low mobility regimes͒, which decreases towards unity with increasing drain-source bias. Such a device should work best for small electric fields along the channel (ϳ10 5 V m
Ϫ1
), the regime where impurity scattering has its greatest influence on the electron mobility. © 1999 American Institute of Physics. ͓S0021-8979͑99͒05502-4͔
I. INTRODUCTION
Sakaki originally proposed velocity modulation as a means of obtaining fast switching in a field effect transistor by transferring electrons between high and low mobility channels. The motivation for this approach is to remove or reduce the capacitive limitation on device speed that arises through modulation of the channel carrier density in a conventional field effect transistor. Sakaki suggested the use of GaAs/AlGaAs as the materials system 1 and a few GaAs devices have been reported since then, 2, 3 including the dual channel high electron mobility transistor ͑HEMT͒. 4 One advantage of using GaAs is that low-temperature-grown GaAs, with naturally occurring arsenic islands, can form the low mobility side of the channel. These islands serve as scattering centers for electrons. In principle, these, along with ionized impurities, could yield a high/low electron mobility ratio of 40. 2 Kizilyalli et al. have modeled the operation of a GaAs/ AlGaAs velocity modulation transistor, which had a 0.4 m long gate and a channel 1 m long and 0.1 m wide. 5, 6 This simulated device made use of separate source and drain contacts to the high and low mobility sides of the GaAs channel. Mobility modulation was achieved using compensated doping at one side of the channel. The predicted current modulation factor which defines the ''on'' and ''off'' states of the device was 1.6. ͑It should be noted that a current modulation factor of at least 10 is the requirement for a commercial device͒. 7 Although charge could be transferred across the channel within 0.5 ps, it took rather longer ͑3 ps͒ for the drain current to reach a new steady state once the gate biases had been switched. The simulated devices were driven by drain-source electric fields ϳ10 6 V m
Ϫ1
; consequently the velocity profiles along the undoped and heavily compensated sides of the channel differed by at most 25% at 300 K.
While interest has focused on GaAs, the motivation here is to devise a terahertz transistor based on Si where the better developed fabrication technology could facilitate the implementation of appropriate structures. The geometries of the modeled Si devices are smaller than the GaAs devices described above ͑ϳ0.1 m gate length, ϳ0.1 m longϫ0.1 m wide channel͒. Such devices are not compact enough to be true quantum transport devices and a semiclassical description of the transport should be applicable at temperatures above 77 K. Monte Carlo simulations of the devices have been carried out and the electron transport model is summarized in Sec. II. In Sec. III, results are discussed for simulations of unstrained Si devices, showing how the doping profile and drain/gate bias conditions influence the device operation.
II. MONTE CARLO MODEL
Superparticles that represent electrons in the ensemble Monte Carlo simulation are described by nonparabolic ellipsoidal valleys in reciprocal space and obey classical statistics. Herring-Vogt transformations are used to map carrier momenta into spherical valleys when particles are drifted, scattered, or cross heterojunctions. The electric field equations are solved self-consistently with the electron transport, 8 and the device grid potentials are updated at each ensemble drift timestep ͑1 fs͒. The electric field cell size is ϳ5 ϫ5 nm 2 . For these submicron transistors, 1000 electron superparticles are sufficient to get a good idea of the current switching properties, but for the calculation of I -V curves and smooth switching characteristics an initial count of 4000 superparticles has been used. Electrons in bulk Si may be scattered by ionized impurities and by bulk acoustic and nonpolar optical phonon modes. Acoustic phonon scattering is assumed to be elastic and the absorption and emission rates are combined under the equipartition approximation, which is valid for lattice temperatures at and above 77 K. Ionized impurity scattering in doped and compensated regions of the device is described using the screened Coulomb potential of the Brooks-Herring model. The impurity scattering rate for electrons with energy E in an ellipsoidal valley of nonparabolicity ␣ is A very simple model for scattering particles off a rough oxide layer has been included, although this is not listed as a process in the scattering rate ladder. Instead, when a superparticle is bounced off a rough heterojunction barrier, rather than suffer a specular reflection it is deflected back into the Si at a random angle to its initial path. Band effective masses, scattering potentials, and other device parameters are those reported in Refs. 9 and 10. The effect of doping under a metal-oxide-semiconductor ͑MOS͒ contact is accounted for in the definition of the flat-band potentials that define the offset between the Fermi levels of the n ϩϩ polysilicon and the doped Si layers. 11 A fixed charge concentration of 10 15 m Ϫ2 has been assumed to be present in the oxide layers. In this article, the modeled devices are of the simplest kind, that is, a region of selectively doped Si grown between two SiO 2 layers which serve as top and back gates to the device. The aim is to demonstrate that velocity modulation can be achieved using Si as the basic material. The basic design for the simulated unstrained Si velocity modulation transistor is shown in Fig. 1 . The device resembles a short channel field effect transistor, but the key difference is that the device would be fabricated using the silicon-on-insulator technique which would allow the Si channel to be backgated by biasing the n ϩϩ polysilicon in the substrate. Ideally, the back gate oxide layer should be pared to within 10 nm to maximize any depletion effect due to negative gate bias relative to the top gate, and therefore sweep carriers from one side of the channel to the other efficiently. The top gate oxide thickness is 5 nm. Devices with different doping profiles have been modeled-compensated doping has been placed either under the top gate, above the back gate to the channel, or is a hybrid of the two extremes. For these submicron devices to operate successfully, ideally three main constraints should be met.
͑i͒
The carrier density modulation in the channel should be small in order to minimize charging/discharging time constants when switching the top and back gate biases. ͑ii͒
The gate biases, hence the lateral electric fields generated across the channel, must be large enough to create two distinct low and high mobility conduction paths within the channel. ͑iii͒ The drain-source bias should be large enough for the carrier drift velocity along the high mobility conduction path to be maximized, but small enough for the impurity-limited drift velocity in the low mobility path to be a fraction of that at the high mobility ͑pure Si͒ side.
This third point is illustrated by Fig. 2 , which shows drift mobility-field plots for electrons in pure bulk Si and in heavily compensated Si at 77 K. , it ought to be possible to modulate the velocity by a factor of ϳ4 from impurity scattering alone. Because ionized impurity scattering events are elastic and small scattering angles are favored, at high electric fields and carrier kinetic energies this process has less impact on the electron mobility, hence the convergence of the two curves in Fig. 2 .
From the outset, it is clear that a velocity modulation transistor of this kind would be most suitable as a fast, low power device. The results of Sec. III suggest that successful velocity modulation is limited to a small drain bias range over which charge in the channel can be well controlled. The optimum device design also has to be a compromise between fast switching ͓low resistance-capacitance ͑RC͒ time constant͔ and a large current modulation factor.
III. RESULTS AND DISCUSSION
Figures 3͑a͒-3͑c͒ provide a comparison of the switching behavior of three devices which have similar geometry but different arrangements of the compensated doping. The parameters and bias conditions which are common to all three simulations are as follows. The Si channel thickness ͑back gate oxide to top gate oxide separation͒ is 80 nm, and the top gate extends 100 nm along the channel. The implants with n doping under the source and drain contacts are both 10 24 m Ϫ3 and extend half way into the Si channel. For ͒. Note the greater background density of electrons in that for Fig. 3͑b͒ . Figures 3͑a͒-3͑c͒ show the results of a sequence of simulations at 77 K with different bias conditions applied at 3 ps intervals. At time tϭ0, each device is allowed to relax from an initial charge neutral state and it remains unbiased for 3 ps. At tϭ3 ps, each device is switched on with 0.3 V drain-source bias for the tϭ3 -15 ps. However, gate biases are switched abruptly at 3 ps intervals. At tϭ3 ps, 1 V is placed on the top gate while the back gate is unbiased; at tϭ6 ps, the top gate is at 0 V and the bias applied to the back gate is 1 V, and so on. ͑Note: The gate biases are absolute, not relative, to the flat-band voltages.͒ The inset cartoons in Figs. 3͑a͒-3͑c͒ show the spatial distribution of X-valley electrons in the Si channel at tϭ3,6,...15 ps. Figure 3͑a͒ is an example of poor current modulation. The device is also the most capacitive; when the back gate is forward biased relative to the top gate, excess electrons are injected and populate the back gate side of the device, with a time constant of at least 3 ps. Figures 4͑a͒ and 4͑b͒ show the electric displacement currents at the gates for the simulations of Figs. 3͑b͒ and 3͑a͒, respectively. Figure 3͑b͒ is capacitive, but the turn on and the charging ͑discharging͒ times for switching from the high to low mobility ͑low to high mobil- The devices differ in their channel doping profile. In ͑a͒, heavily compensated doping is distributed under the top gate, halfway into the channel. In ͑b͒ compensated doping is placed above the back gate, again halfway into the channel. The doping level in both these cases is donor density 2 ϫ10 25 m Ϫ3 and acceptor density 1.99ϫ10 25 m Ϫ3 . In ͑c͒, a higher background density of electrons is maintained above the back gate in an effort to reduce capacitive charging at the back gate side of the channel when the device operates in the low mobility mode. The simulation in ͑b͒, was carried out using a minimum of 4000 particles, but a minimum of 1000 was used to generate ͑a͒ and ͑c͒. At times tϽ3 ps, the unbiased devices are shown converging to their steady state. At tϭ3 ps, each device is switched into the high mobility regime, with a drain-source bias of 0.3 V and a top gate bias of 1 V. The back gate is unbiased. At tϭ9 ps, the gate biases are reversed, switching the transistor into the low mobility regime. This abrupt switching is repeated at 3 ps intervals. The small inset cartoons show the distribution of electrons in the device at tϭ0,3,6,...15 ps ͑unbiased, high mobility regime, low mobility regime, etc.͒. ity͒ regimes are ϳ1.5 ͑1.0͒ ps. In addition, the current modulation factor is ϳ3. Note that at tϭ9 ps when the device is switched from the low to high mobility mode, there is a transient peak in the drain current ͑duration Ͻ0.5 ps͒, due to the expulsion of charge that occupied the back gate side of the structure. Figure 3͑c͒ shows an attempt to reduce charging/discharging of the channel by having a higher background electron concentration at the back gate than for the device of Fig. 3͑b͒ . Comparison of Figs. 3͑b͒ and 3͑c͒ shows that, while the electron density modulation is reduced, there is no obvious reduction in the switching time and it does lead to a reduced high/low drain current ratio of 2. Note that longer time taken to establish stable field conditions at the back gate side of the channel in Fig. 4͑b͒ .
Having described the basic switching action of the Si velocity modulation transistor, Figs. 5-8 show some microscopic details of the more successful device illustrated in Fig. 3͑b͒ . Figure 5͑a͒ shows the conduction band profile across the channel when a steady current flows through the top gate side of the channel ͑the drain-source bias is 0.3 V, the top gate bias is 1 V, and the back gate is unbiased͒. Note that the electric field along the top gate channel is ϳ10 6 V m Ϫ1 in this case. Figure 5͑b͒ shows the band profile for the device operating in the ''low mobility'' regime, with 1 V applied to the back gate and 0 V at the top gate. Note that the steady drain-source electric field along much of the back gate side of the channel is also ϳ10 6 V m
Ϫ1
. Figures  6͑a͒ and 6͑b͒ show the steady state electron densities that correspond to Figs. 5͑a͒ and 5͑b͒. It is clear that charge is switched satisfactorily from one side of the channel to the other. However, it is also interesting to note the small but significant background density of ϳ10 23 m Ϫ3 electrons under the contact doping at the drain end of the device that provides the principal path for electrons to leave the device when it is operating in the low mobility regime. Figure 7͑a͒ shows the electron flux along the sourcedrain direction ͑labeled the x axis͒ for the device operating in the high mobility regime, with a peak flux at the drain end of the top gate approaching 25ϫ10 28 m Ϫ2 s
. In contrast, the peak x-axis flux along the back gate side of the channel is ϳ3ϫ10 28 m Ϫ2 s Ϫ1 ͓Fig. 7͑b͔͒. The y-axis flux ͑the back gate to top gate direction͒ is also included ͓Fig. 7͑c͔͒. Figures 8͑a͒  and 8͑b͒ show the average kinetic energies recorded for electrons detected at different positions in the channel, but some care must be taken when interpreting these data. In Fig. 8͑a͒ , carriers are clearly heated as they drift under the top gate, but a minority of electrons are heated up to the threshold for intervalley phonon scattering ͑ϳ0.06 eV͒ and their final wave vectors are randomized such that they follow a parallel conduction path along the edge of the compensated side of the channel. The average kinetic energy recorded under the drain contacts in Figs. 8͑a͒ and 8͑b͒ is small, close to the average thermal energy at 77 K; this should not be interpreted as rapid cooling of the heated carriers by phonon scattering, instead most electrons under the drain are thermal carriers neutralizing the charge of the ionized donor centers. Although the drain-source electric fields along the top and back gate sides of the channel are comparable, clearly the compensated doping/rough oxide interface has some impact on the carrier mobility, because electrons drifting along the back gate side of the channel are less readily heated ͓Fig. 8͑b͔͒. However, Fig. 8͑b͒ also demonstrates that the heating of carriers that are drawn across the channel from the back to Fig. 3͑b͒ . The device is shown operating in the high mobility mode ͑a͒ with a drain-source bias of 0.3 V and and a top gate bias of 1 V, and also in the low mobility regime ͑b͒ with 1 V applied to the back gate and the top gate at 0 V. the top gate is comparable to that of Fig. 8͑a͒ .
Further simulations have been carried out on the device of Fig. 3͑b͒ . A range of bias conditions has been studied in an effort to predict the current-voltage characteristics for the device operating in the low and high mobility regimes, and also the transconductance.
Figures 9͑a͒ and 9͑b͒ show current-voltage curves for simulations carried out at 77 K, with biases of 0.3-1 V applied to the back and top gates, respectively. Figure 9͑c͒ shows the ratio of the steady currents flowing in the high and low mobility regimes as a function of drain-source bias. The scattered points show the current modulation factor that can be achieved at moderate gate bias, while the solid curve shows the higher modulation factor ͑i.e., more effective confinement to either side of the Si channel͒ that can be achieved with a combination of a larger ͑1 V͒ gate bias and a small ͑Ͻ0.2 V͒ drain-source bias. Estimates for the intrinsic transconductance in the high mobility regime ͓solid curve in Fig. 9͑d͔͒ and low mobility mode ͓dashed curve of Fig.  9͑d͔͒ have been calculated from the current-voltage curves for the device.
Finally, Fig. 10 shows the simulated current switching behavior at 77 K for the device of Fig. 3͑b͒ , which has compensated doping, placed above the back gate, extending halfway into the channel. The device is switched off ͑all metal contacts are unbiased͒ during the interval tϭ0 -3 ps, and from tϭ3 ps a steady drain-source bias of 0.3 V is applied. However, instead of alternating the top and back gate biases between 0 and 1 V at 3 ps intervals, in this simulation the back gate is unbiased at all times, and only the top gate is switched between 0 ͑low mobility mode͒ and 1 V ͑high mobility mode͒. Similar current characteristics were obtained when the same voltage modulation procedure was simulated for a conventional MOS field effect transistor ͑MOSFET͒ with the same gate and channel lengths. Fig. 3͑b͒ . The source-drain direction is labeled as the x axis and the back gate-top gate direction is labeled as the y axis. The device operating in the high mobility mode and ͑b͒ and ͑c͒ correspond to the low mobility regime. The peak flux under the top gate of ͑a͒ is 10 times that at the back gate in ͑b͒. The drain-source bias is 0.3 V. The gate biases switch between 0 and 1 V.
In comparing Figs. 3͑b͒ and 10, it should be noted that the turn on and switching times into the high mobility mode/ high drain current mode are the same, ϳ1 ps. It is not clear if the velocity modulation regime offers faster switching into the low current ''off'' state, because the time taken to discharge the channel in Fig. 10 matches the charging time along the back gate in Fig. 3͑b͒ . This is in spite of the fact that carrier density modulation in the velocity modulation regime is roughly half that for conventional top gate modulation; any reduction in the capacitive term of the RC time constant has been offset by the increased resistance of the current path along the back gate.
IV. SUMMARY AND FURTHER WORK
A Monte Carlo simulation has been used to demonstrate drain current modulation in a Si velocity modulation transistor. Current switching between the top and back gate sides of the Si channel is sensitive to the drain/gate bias conditions and also to the doping profile in the channel. Rapid switching ͑1-1.5 ps͒ between high and low electron mobility modes can be achieved. There is significant charging/discharging of the channel ͑Ͼ20% variation in channel charge density͒ when switched between the two modes, but this is smaller than in the case of a conventional field effect transistor ͑ϳ45%͒. The results suggest that the basic device could handle switching cycles of at least 300 GHz operating either in standard top gate modulation or in the velocity modulation mode. The main obstacle to good device operation in the velocity modulation regime remains the predicted current modulation factor, typically 2-3, obtained from a combination of heavily compensated doping and interface roughness Fig. 3͑b͒ in the ͑a͒ low and ͑b͒ high mobility regimes. ͑c͒ The ratio of the steady currents recorded in the high and low mobility regimes, a quantity termed the ''current modulation factor.'' In ͑c͒, the solid curve shows the current modulation factor as a function of drain-source bias for the case of 1 V applied to the top or back gate. The transconductance for the intrinsic device operating in the high mobility ͑solid curve͒ and low mobility ͑dashed curve͒ modes.
FIG. 10. Demonstration of current switching at 77 K for the device first shown in Fig. 3͑b͒ with compensated doping placed above the back gate extending halfway into the channel. The device is switched off ͑unbiased͒ during the interval tϭ0 -3 ps. From tϭ3 ps, a steady drain-source bias of 0.3 V is applied, but instead of swapping the top and back gate biases between 0 and 1 V at 3 ps intervals, the back gate is unbiased at all times, and only the top gate is switched between 0 and 1 V. The same voltage modulation procedure carried out on the equivalent short-channel MOSFET produced similar current switching behavior.
scattering. For velocity modulation to have a speed advantage over top gate modulation, it is clear that a way must be found to reduce the carrier density modulation still further.
There is potential for improvement in device performance by including strained SiGe layers within the device. A layer of compressive strained SiGe could provide a low mobility channel for electrons since they would suffer alloy scattering and mainly occupy X4 valleys ͑half of which have a large effective mass along the source-drain axis͒. However, the larger heterojunction offset between Si and SiGe presented to X2-valley electrons could create current switching difficulties if the electrons cannot readily tunnel between the two valley types across a Si/SiGe heterojunction. A preliminary simulation carried out on a design similar to that reported here suggests little benefit to current modulation, but further investigation is planned. It would be better to have a device put down on a SiGe virtual substrate. This would allow the possibility of a tensile strained Si channel, which offers the prospect of a high mobility conduction path for X2-valley electrons. The present difficulty with growing such a device, however, is that of producing an appropriate back gate within 100 Å of the conduction channel in a SiGe structure.
